





3/64
NS | S

Monitor | 86












F.3.9










Fig. 13A




Fig. 12




Fig. 13B

Exception	Vectoroffs	eta :: Corresponding mode :: ::
Reset	0x00	Supervisor mode
Under	0x04	Monitor mode / Unlat mode
SWI	0x08	Supervisor mode Monter make
Prefetch abort	0x0C	Abort mode Manitor made
Data abort	0x10	Abort mode / Mon: for mack
IRQ/SIRQ	0x18	IRQ mode / Mon: for mysle
FIQ	0x1C	FIQ mode / Monitor made
CMI	Ox 20	Andriale/Monta marle

F12.14

Reset	VMO
Wholes	VMI
SWI	VM2
Prefetch about	VM3
Data abort	VM4
IRQ/SIRQ	VMS
FIQ	VM6
SMI	VM7

Reset	VSØ
World	VSI
SWI	VS2
Protetch about	VS 3
Data about	754
TRa/SIRQ	VSS
FIQ	VS6
SMI	VS7

Reiset	VNS0
Wide	VNSI
SWI	VNS2
Protetely about	VN53
Data about	VNS4
IRQ/SIRQ	VNSS
FIQ	** VNS6
SMI	VN57


Fig. 15.


CP15 Monitor Trap Mask Register


0	١	, \	١	. 1	0	1
EMI	SWI	Protetch Abort	Oata Abort	IRQ	FIRQ	FIQ


1= Mon(S)

OR via hardware/external












FIGURE 21

User	System	Supervisor	Abort	Undefined	Interrupt	Fast Interrupt
R0	R0	R0	R0	R0	R0	R0
R1	R1	R1	R1	R1	R1	R1
R2	R2	R2	R2	R2	R2	R2
R3	R3	R3	R3	R3	R3	R3
R4	R4	R4	R4	R4	R4	R4
R5	R5	R5	R5	R5	R5	R5
R6	R6	R6	R6	R6	R6	R6
R7	R7	R7	R7	R7	R7	R7
R8	R8	R8	R8	R8	R8	R8_fiq
R9	R9	R9	R9	R9	R9	R9_fiq
R10	R10	R10	R10	R10	R10	R10_fiq
R11	R11	R11	R11	R11	R11	R11_fiq
R12	R12	R12	R12	R12	R12	R12_fiq
R13	R13	R13_540	7813 abl \	R13_und	R13_irq	R13_fiq
R14	R14	R14_svg	R'M sbt	R14_und	R14_irq	R14_fiq
PC	PC	PC	PC	PC	PC	PC

Monitor	
R0	
R1	
R2	
R3	
R4	
R5	
R6	
R7	
R8	
R9	
R10	
R11	
R12	
R13_mon	
R14_mon	
PC	

CPSR	CPSR	CPSR	CPSR	CPSR	CPSR	CPSR
CFSK	10,01		SPSR abt	SPSR_und	SPSR irq	SPSR_fiq
1	1	1 01 01 1				

CPSR SPSR_mon

FIGURE 22





FIGURE 23



T-13. 25





fig. 26







Fig. 28






Fig. 30

4012 Call received 4014 call Y 8 اصا 4016 4020 active secure Leject

Fig. 31

26/64 Monitor Non-Secure Int 2 hardler NSB


Lig. 32

Monitor Secure

SA

VEN Int 1 Non-secure Int 2 | hardler Rosume | Stub Int] hadler Close Stub Int1 / houdler > Rosume | SA

Fig 33



F16.35




FIG. 36




FIG. 37







FIG. 38





F16.40



F16-41





FIG. 42






FIG. 44




FIG. 45





FIG. 46








Fig.48





F16. 49

PHYSICAL BOOKESS SAACE




FIG SOA





FIG SOB



F16 S1






FIG 52








FIG 55




FIG 56





FIG 57



Done by cache

FIG 58

Software (CP14) Software breakpoint instruction Put a BKPT instruction into scan chain 4 (Instruction Transfer Register) through Debug TAP or Use BKPT instruction directly in the code. Vector trap breakpoint Debug TAP Or software (CP14) Context-ID regis succeed with Incepts to context-ID regises and context-ID reg	low to enter?	Entry mode
Software breakpoint instruction Fut a BNT I instruction Transfer Register) through Debug TAP or Use BKPT instruction directly in the code. Vector trap breakpoint Watchpoint hits Debug TAP Or software (CP14) Program was context-ID resucceed with I		Halt/monitor
Vector trap breakpoint Debug TAP Program version Watchpoint hits Debug TAP Program was context-ID resucceed with I	tion must reach execution	Halt/monito
Watchpoint hits	vector trap register and dress matches.	Halt/monito
	atchpoint register and/or egister and comparisons Instruction Address and/or 15 Context ID (2).	Halt/monito
Internal debug request Debug TAP Halt instruction	ion has been scanned in.	Halt
Internal debug regulest Debug 17 "	input pin is asserted.	Halt

(1): In monitor mode, breakpoints and watchpoints cannot be data-dependent.

^{(2):} The cores have support for thread-aware breakpoints and watchpoints in order to able to enable secure debug on some particular threads.

56/64

Name	Meaning	Reset value	Access	Inserted in scan chain for test
Monitor mode enable bit	0: halt mode 1: monitor mode	1	R/W by programming the ICE by the JTAG (scan1) R/W by using MRC/MCR instruction (CP14)	yes
Secure debug enable bit	0: debug in non- secure world only. 1: debug in secure world and non- secure world	0	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode) In Debug halt mode: No access – MCR/MRC instructions have any effect. (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no
Secure trace enable bit	0: ETM is enabled in non-secure world only. 1: ETM is enabled in secure world and non-secure world	0	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode) In Debug halt mode: No access – MCR/MRC instructions have any effect. (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no
Secure user- mode enable bit	0: debug is not possible in secure user mode 1: debug is possible in secure user mode	1	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode) In Debug halt mode: No access – MCR/MRC instructions have any effect. (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no
Secure thread-aware enable bit	0: debug is not possible for a particular thread 1: debug is possible for a particular thread	0	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode) In Debug halt mode: No access – MCR/MRC instructions have any effect. (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no

Figure 6/

57/64

Function Table

D	CK	Q[n+1]
0		0
1		1
X	_	Q[n]

Logic Symbol





FIGURE 62

Function Table

D _.	SI	SE	CK	Q[n+1]
0	x	0		0
1	X	0		1
x	X	X		Q[n]
x	0	1		0
X	1	1		1

Logic Symbol






FIGURE 64




Figure 65.




FIGURE 66A




FIGURE 66 B





Figure 67



CP14 bits	CP14 bits in Debug and Status Control register		meaning	
Secure debug enable bit	Secure user-mode debug enable bit	Secure thread-aware debug enable bit		
0	х	X	No intrusive debug in entire secure world is possible. Any debug request, breakpoints, watchpoints, and other mechanism to enter debug state are ignored in entire secure world.	
1	0	X	Debug in entire secure world is possible	
1	1	0	Debug in secure user-mode only. Any debug request, breakpoints, watchpoints, and other mechanism to enter debug state are taken into account in user mode only. (Breakpoints and watchpoints linked or not to a thread ID are taken into account). Access in debug is restricted	
	•	·	to what secure user can have access to.	
1	1	1	Debug is possible only in some particular threads. In that case only thread-aware breakpoints and watchpoints linked to a thread ID are taken into account to enter debug state. Each thread can moreover debug its own code, and only its own code.	

Figure 69A

CP14 bits	in Debug and Status Co	ntrol register		
Secure trace enable bit	Secure user-mode debug enable bit	Secure thread-aware debug enable bit	meaning	
011	X	X	No observable debug in entire secure world is possible.	
			Trace module (ETM) must not trace internal core	
A the second			activity.	
<u></u>	0	X	Trace in entire secure world is possible	
1	1	0	Trace is possible when the core is in secure user-mode	
. •			only.	
1	1	1	Trace is possible only when the core is executing some particular threads in secure user mode. Particular	
			hardware must be dedicated for this, or re-use breakpoint register pair: Context ID match must enable trace instead of entering debug state.	

Figure 69B

Program

A

B

A

B

A

Method of entry	Entry when in non-secure world	entry when in secure world
Breakpoint hits	Non-secure prefetch abort handler	secure prefetch abort handler
Software breakpoint instruction	Non-secure prefetch abort handler	secure prefetch abort handler
Vector trap breakpoint	interruptions. For other non-secure exceptions, prefetch abort.	secure prefetch abort exceptions (1). For other exceptions, secure prefetch abort.
Watchpoint hits		secure data abort handler
Internal debug request		debug state in halt mode
External debug request	Debug state in halt mode	debug state in halt mode

- (1) see in Comaton on vector trap register, :
- (2) Note that when external or internal debug request is asserted, the core enters halt mode and not monitor mode.

Figure 71A

Method of entry	Entry in non-secure world	entry in secure world
Breakpoint hits	Non-secure prefetch abort handler	breakpoint ignored :
Software breakpoint instruction	Non-secure prefetch abort handler	instruction ignored (4) a 23
Vector trap breakpoint	non-secure prefetch abort interruptions. For others interruption non-secure prefetch abort.	
Watchpoint hits		watchpoint ignored : :
Internal debug request		request ignored &
External debug request	Debug state in halt mode	request ignored 👫 📜 😁
Debug re-entry from system speed access	not applicable	not applicable av

(1) As substitution of BKPT instruction in secure world from non-secure world is not possible, non-secure abort must handle the violation.